|
|
||||||||||
| Georgia Tech >> College of Engineering >> ECE >> PRC | ||||||||||
| Welcome | Academics | Students | Faculty & Staff | Research | Industry Partnerships | News Archive | ||||||||||
| Technology
Alliances Digital Packaging, Microvia and Global Interconnect, Embedded Optoelectronics, SOP Design Technology, RF Packaging, Thermal Management, Wafer Level Packaging |
||||||||||||||||||||||
Embedded
Optoelectronic Interfaces and Interconnections |
||||||||||||||||||||||
|
Industry's Strategic Need back Board, substrate, and chip interconnections are facing critical interconnections limitations as channel and aggregate data rates rise. Optical interconnections embedded into boards, substrates, and chips can offer high performance interconnections for clock and critical data paths. Critical issues that face designers include materials, fabrication, and integration choices for waveguides, beam steering elements, emitter and detector components, and interface electronics. There also exists a significant gap in modeling, and design tools for the co-optimization of optoelectronic components and interface circuits, as well as for the co-optimization of electrical and optical interconnections on the same substrate. Finally, design for yield using alignment-tolerant design techniques is critical for performance and cost control as speeds increase to hundreds of Gbps per channel and aggregate rates of tens of Tbps. The
Packaging Research Center at the Georgia Institute of Technology
(GIT) is initiating a technology alliance to design, fabricate,
and test optoelectronic interconnections and interfaces, which are
embedded in electrical interconnection substrates. This Alliance
seeks to integrate low cost, alignment-tolerant waveguide optical
interconnections into electrical interconnection substrates, which
include FR4, polymer, ceramic, and silicon. Waveguides, beam steering
elements, emitter and detector conversion interfaces. Interface
electronic circuits will all be built to study complete links. Analysis
of combined electrical/optical interconnect design optimization
for specific application areas will be emphasized. Companies who
participate in this alliance will receive modeling and design, materials
and process, testing and optimization knowledge. |
|
|||||||||||||||||||||
|
Research
Directions back 1.
1-100 Gbps/channel integrated optical substrate with PDs Integrated Testbed and Deliverables back 1.
Fabricate embedded optical interconnections using organic waveguides
with optical signal Recent PRC Advances back 1.
Demonstrated embedded optical waveguides with PDs at 1 Gbps PRC Research Facilities back 1.
Microelectronics Research Center cleanroom facilities
|
||||||||||||||||||||||
|
||||||||||||||||||||||
| Contact for Additional Information back Professor Gee-Kung Chang |
||||||||||||||||||||||