



Silicon and Glass Interposer (SiGI) Applications

May 25, 2011
Atlanta, GA


Dr. Venky Sundaram

Silicon and Glass Interposer (SiGI) Concept

Heterogeneous

High Bandwidth

High I/O




SiGI Applications

Consumer Mobile


High Bandwidth Package

- Logic-memory Integration



Mixed Signal Package


- Digital - 3DIC or ULK IC package
- RF
- Analog/MEMS package



High Performance

BGA Package or Interposer

- High I/O 3D-IC or ULK IC Package
- Multi-chip interposer for <32nm
- Logic-Memory High Data Rate



Package Size	7mm	10mm	20mm	50mm
Chip I/Os	1024	3000	5000	10000
Si/Glass Thickness	30μm	50μm	100μm	200μm
RDL L/S	15μm	10μm	5μm	1μm
TPV Pitch	20μm	60μm	100μm	200μm

SiGI Building Block Technologies

Research Targets: Consumer Mobile vs. High Performance

Parameter	SiGI Mobile		SiGI High Performance
	Mixed Signal	Logic-Memory	
Glass or Si Thickness	50-100 μ m	30-50 μ m	100-300 μ m
TPV Diameter	30-60 μ m	5-20 μ m	30-100 μ m
TPV Pitch	60-100 μ m	10-50 μ m	100-200 μ m
RDL Layer Count	0+2+0 1+2+1	0+2+0 1+2+1	2+2+2 3+2+3
RDL Line & Space	7-15 μ m	3-5 μ m	3-5 μ m
RDL Blind Via Diameter	15-25 μ m	3-10 μ m	3-10 μ m
Chip Size	5-10mm	5-10mm	15-25mm
# of 1 st Level I/Os	1000-4000	1024 (IC-IC)	10000
1 st Level I/O Pitch	20-30 μ m Peripheral	20-50 μ m Multiple Rows	30-50 μ m Array
2 nd Level I/O Pitch	300-400 μ m	300-400 μ m	800-1000 μ m
Package Body Size	7-15mm	10-15mm	40-60mm
Phase 1 Timeline	2010-2012	2011-2013	2011-2013



SiGI Mobile

Miniaturization and Low Profile Glass and Silicon Package



SiGI Mobile R&D Focus

- Ultra-thin core (50-100um glass by draw process)
 - Fine pitch laser TPV (conformal or filled metallization)
- No build-up or one build-up layer on either side of two-metal layer core by semi-additive or subtractive process
- Fine Pitch BGA (300um) from Si or Glass Package to PWB
- Embedded actives and passives for DC-10GHz and beyond

SiGI Bandwidth


High Bandwidth Ultra-Thin Glass Interposer
Without TSV in Logic

TSV-Die Stacking vs TPV-Glass Die Mounting




Parameter	TSV Die Stack	TPV Glass Interposer
Cost	Medium -> High	Lower
Bandwidth	High	High
Reliability	Med	High
Latency	Small	Med -> Small
Unit of Power/Bandwidth	Low	Low
Scalability	Low	High
Flexibility	Low	High
Heterogeneous	Low	High

SiGI for High Bandwidth Logic-Memory Interconnects




Lower Power Logic



Higher Power Logic

- An alternate solution to TSVs in logic
- Enabled by ultra-thin glass with ultra-small and fine pitch TPVs
- Capability for High Bitrate using low-loss TPVs
- Better thermal and testability options

SiGI Processor Package



SiGI Processor Package R&D Focus

- Thin low CTE core (100-200um silicon or glass panel)
 - Matched CTE for ULK integrity
- **2-3 build-up layers on both sides of core**
 - **<10um blind microvias**
 - **3-5um RDL lines beyond semi-additive process**
- **5000-10000 chip-to-interposer I/Os at 15-50um pitch**
 - **All Cu interconnect by low temperature bonding**
- Improved thermal dissipation in silicon or glass interposer
- **Embedded decoupling capacitors in interposer**
- **Power and signal integrity co-design of IC and interposer**